IPGate-HD32 – Circuit to IP Gateway

More Images

The IPGate-HD32,  circuit to IP gateway, reliably transports legacy Time Division Multiplexing (TDM) and other circuit-based applications across converged IP networks to deliver the cost,  efficiency, and reliability benefits of IP technology migration. Employing Circuit Emulation Services over Packet (CESoP) and Structure Agnostic TDM over Packet (SAToP) standards, the IPGate-HD32 supports a wide variety of legacy analog and digital interfaces at configurable data rates ranging from 50 bps to 34 Mbps.   Using a Gigabit Ethernet backbone and distributed architecture makes the IPGate-HD32 a future proof investment with virtually unlimited variety of supported interfaces.

IPGate-HD32 Differentiators

  • Standards-based encapsulation: CESoP, TDMoP, SAToP, and PWE3
  • JITC Certification and APL status
  • Industry’s widest repertoire of supported legacy data and voice interfaces
  • Multiple clocking options
  • Enables IP transport over commercial IP routers and switches
  • User-friendly management software with intuitive HMI
  • IPv4 and IPv6 support
  • Remote Test and Monitor (T&M) access for most interface types
  • High availability design with enhanced redundancy
  • Hot swappable cards for low MTTR
  • FIPS 140-2 Encryption (optional)

IPGate-HD32 Uses

  • Serial Circuit migration to IP networks (Everything-over-IP)
  • Virtual matrix switch: non-blocking any-to-any connections
  • Long Haul Secure Communication (LHSC) over IP
  • Radio-over-IP

Applications Diagram

Click to see a larger view of the image. 

IPGate-HD NED Diagram

IPGate-HD32 Key Features

  • Converts legacy circuits to IP for transport over IP networks
  • State-of-the-art IP encapsulation: Circuit Emulation Services over Packet (CESoP), TDM over IP (TDMoP), Structure Agnostic TDM over Packet (SAToP), and Pseudo Wire Emulation Edge-to-Edge (PWE3) implementations
  • Supports wide variety of legacy data and voice interfaces
  • TDM Clocking Options
    • (i) Station Clock input (ii) Clock recovery from T1-E1 (iii) Internal Clocking source- Stratum 3 (iv) Low speed WAN DTE/DCE interface timing (v) Clock recovery from CES packets (vi) Precision Timing Protocol (IEEE 1588 v2)
  • FIPS 140-2 Encryption (optional)
  • Built-in Test and Monitor remote access (monitor bus) without requiring external patch panel
  • High availability design with enhanced multiple component redundancy
  • Hot swappable modules/cards
  • Models for DC power input & AC power input
  • Comprehensive management software with user-friendly HMI

Product Specifications

User (Legacy) Interfaces

T1/E1
DS3/E3
EIA-530
EIA-449
V.35
RS-232
RS-422/423
X.21
FXS/FXO (2-Wire)
2/4/6-Wire E&M (Types I to V)
12-Wire Narrow Band Voice
12-Wire Wide Band Voice
Low Speed WAN
High Speed WAN
CDI (Conditioned Diphase)
LHSC

Network Interfaces

IP/MPLS
Two 100/1000Base-T Copper ports, and a 100/1000Base-FX fiber port
Supporting Service terminations: PW, RTP, UDP, IPv4, IPv6, MPLS, ECID, VLAN, User Defined

Unit Configuration

Controller Card
2, for redundancy
Interface/Port Cards
16
Dimension:
5.25" H x 16" D x 19" W
Weight:
20 lb. approx. fully loaded

Environmental

Operating:
-25° C to +55° C
Storage:
-45° C to +71° C
Humidity:
95% non-condensing

Electrical

AC Power:
Input: 90-230 V VAC Auto ranging
Output: 12 V 33.3A (400W) per sled
DC Power:
Input: -48 VDC
Output: 12 V 33.3A (400W) per sled